Day: December 18, 2025

This configuration is applicable when the AD1938 master clock is generated by the PLL with the DLRCLK as the PLL reference frequency. AD1938 To relax the requirement for the setup time of the AD1938 in cases of high speed TDM data transmission, the AD1938 can latch in the data using the falling edge of DBCLK.